you are synthesizing a chip composed of random logic with an average activity factor of 0.1. you are using a standard cell process with an average switching capacitance of 450 pf/mm2 . estimate the dynamic power consumption of your chip if it has an area of 70 mm2 and runs at 450 mhz at vdd